| 1. |
What Is Scope Randomization? |
|
Answer» Scope randomization ins SYSTEMVERILOG allows assignment of unconstrained or constrained random value to the variable within current scope 01.module MyModule; Scope randomization ins SystemVerilog allows assignment of unconstrained or constrained random value to the variable within current scope 01.module MyModule; |
|