1.

In the digital circuit shown in figure the flip-flops have set time of 5ns and a worst case delay of 15ns. The AND gate has a delay of 5ns. Maximum possible clock rate for the circuit to operate faithfully is

Answer»

In the digital circuit shown in figure the flip-flops have set time of 5ns and a worst case delay of 15ns. The AND gate has a delay of 5ns. Maximum possible clock rate for the circuit to operate faithfully is






Discussion

No Comment Found

Related InterviewSolutions